Protecting Chips Against Hold Time Violations Due to Variability
This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units. The consequences of variability to several aspects of circuit design, such as logic gates, st...
| Main Authors: | Neuberger, Gustavo (Author), Wirth, Gilson (Author), Reis, Ricardo (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2014.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Reconfigurable Networks-on-Chip
by: Chen, Sao-Jie, et al.
Published: (2012) -
Network-on-Chip Architectures A Holistic Design Exploration /
by: Nicopoulos, Chrysostomos, et al.
Published: (2010) -
Multiprocessor Systems on Chip Design Space Exploration /
by: Kempf, Torsten, et al.
Published: (2011) -
3D Stacked Chips From Emerging Processes to Heterogeneous Systems /
Published: (2016) -
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures
by: Ogras, Umit Y., et al.
Published: (2013)