High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliabilit...
Κύριοι συγγραφείς: | , |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Singapore :
Springer Singapore : Imprint: Springer,
2018.
|
Έκδοση: | 1st ed. 2018. |
Σειρά: | Computer Architecture and Design Methodologies,
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Περίληψη: | This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures. . |
---|---|
Φυσική περιγραφή: | XX, 197 p. 104 illus., 72 illus. in color. online resource. |
ISBN: | 9789811010736 |
ISSN: | 2367-3478 |
DOI: | 10.1007/978-981-10-1073-6 |