Hardware for deep learning
The purpose of this diploma thesis is the research and development of efficient hardware architecture which can be used as an accelerator for Neural Networks of Deep Learning. More specifically, the development of the circuit was carried out with hardware description language (VHDL) and high-level,...
Κύριος συγγραφέας: | |
---|---|
Άλλοι συγγραφείς: | |
Μορφή: | Thesis |
Γλώσσα: | English |
Έκδοση: |
2020
|
Θέματα: | |
Διαθέσιμο Online: | http://hdl.handle.net/10889/12974 |