Text this: Design and implementation of an FPGA based TDC with picosecond level resolution