|
|
|
|
| LEADER |
05500nam a2200805 4500 |
| 001 |
ocn757486963 |
| 003 |
OCoLC |
| 005 |
20170124071704.1 |
| 006 |
m o d |
| 007 |
cr cnu---unuuu |
| 008 |
111018s2011 njua ob 001 0 eng d |
| 010 |
|
|
|a 2011022710
|
| 040 |
|
|
|a DG1
|b eng
|e pn
|c DG1
|d YDXCP
|d CDX
|d COO
|d N$T
|d E7B
|d OCLCO
|d OCLCQ
|d DEBSZ
|d EBLCP
|d OCLCQ
|d OCLCA
|d OCLCQ
|d OCLCF
|d IDEBK
|d DEBBG
|d OCLCQ
|d AZK
|d GrThAP
|
| 019 |
|
|
|a 760411076
|a 816865359
|a 961625833
|a 962695105
|
| 020 |
|
|
|a 9781118146507
|q (electronic bk.)
|
| 020 |
|
|
|a 1118146506
|q (electronic bk.)
|
| 020 |
|
|
|a 9781118146538
|q (electronic bk.)
|
| 020 |
|
|
|a 1118146530
|q (electronic bk.)
|
| 020 |
|
|
|a 1283282887
|
| 020 |
|
|
|a 9781283282888
|
| 020 |
|
|
|z 9781118008881
|q (hbk.)
|
| 020 |
|
|
|z 111800888X
|q (hbk.)
|
| 024 |
8 |
|
|a 9786613282880
|
| 029 |
1 |
|
|a DEBBG
|b BV041905967
|
| 029 |
1 |
|
|a DEBSZ
|b 372706355
|
| 029 |
1 |
|
|a DEBSZ
|b 43106735X
|
| 029 |
1 |
|
|a DKDLA
|b 820120-katalog:000599645
|
| 029 |
1 |
|
|a NZ1
|b 14166180
|
| 029 |
1 |
|
|a NZ1
|b 15341472
|
| 029 |
1 |
|
|a DEBBG
|b BV043393571
|
| 035 |
|
|
|a (OCoLC)757486963
|z (OCoLC)760411076
|z (OCoLC)816865359
|z (OCoLC)961625833
|z (OCoLC)962695105
|
| 050 |
|
4 |
|a TK7895.E42
|b C48 2011eb
|
| 072 |
|
7 |
|a COM
|x 059000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 067000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 037000
|2 bisacsh
|
| 072 |
|
7 |
|a TJFD
|2 bicssc
|
| 082 |
0 |
4 |
|a 621.39/2
|2 23
|
| 084 |
|
|
|a TEC008010
|2 bisacsh
|
| 049 |
|
|
|a MAIN
|
| 100 |
1 |
|
|a Chu, Pong P.,
|d 1959-
|
| 245 |
1 |
0 |
|a Embedded SOPC design with NIOS II processor and VHDL examples /
|c Pong P. Chu.
|
| 264 |
|
1 |
|a Hoboken, N.J. :
|b Wiley,
|c [2011]
|
| 264 |
|
4 |
|c ©2011
|
| 300 |
|
|
|a 1 online resource (xxxi, 703 pages) :
|b illustrations
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a data file
|2 rda
|
| 380 |
|
|
|a Bibliography
|
| 505 |
0 |
|
|a Front Matter -- Overview of Embedded System -- Basic Digital Circuits Development. Gate-Level Combinational Circuit -- Overview of FPGA and EDA Software -- RT-Level Combinational Circuit -- Regular Sequential Circuit -- FSM -- FSMD -- Basic Nios II Software Development. Nios II Processor Overview -- Nios II System Derivation and Low-Level Access -- Predesigned Nios II I/O Peripherals -- Predesigned Nios II I/O Drivers and HAL API -- Interrupt and ISR -- Custom I/O Peripheral Development. Custom I/O Peripheral with PIO Cores -- Avalon Interconnect and SOPC Component -- SRAM and SDRAM Controllers -- PS2 Keyboard and Mouse -- VGA Controller -- Audio Codec Controller -- SD Card Controller -- Hardware Accelerator Case Studies. GCD Accelerator -- Mandelbrot Set Fractal Accelerator -- Direct Digital Frequency Synthesis -- References -- Index.
|
| 520 |
|
|
|a "The book is divided into four major parts. Part I covers HDL constructs and synthesis of basic digital circuits. Part II provides an overview of embedded software development with the emphasis on low-level I/O access and drivers. Part III demonstrates the design and development of hardware and software for several complex I/O peripherals, including PS2 keyboard and mouse, a graphic video controller, an audio codec, and an SD (secure digital) card. Part IV provides three case studies of the integration of hardware accelerators, including a custom GCD (greatest common divisor) circuit, a Mandelbrot set fractal circuit, and an audio synthesizer based on DDFS (direct digital frequency synthesis) methodology.The book utilizes FPGA devices, Nios II soft-core processor, and development platform from Altera Co., which is one of the two main FPGA manufactures. Altera has a generous university program that provides free software and discounted prototyping boards for educational institutions (details at http://www.altera.com/university). The two main educational prototyping boards are known as DE1 ($99) and DE2 ($269). All experiments can be implemented and tested with these boards. A board combined with this book becomes a "turn-key" solution for the SoPC design experiments and projects. Most HDL and C codes in the book are device independent and can be adapted by other prototyping boards as long as a board has similar I/O configuration"--
|c Provided by publisher.
|
| 504 |
|
|
|a Includes bibliographical references and index.
|
| 588 |
0 |
|
|a Print version record.
|
| 650 |
|
0 |
|a Systems on a chip.
|
| 650 |
|
0 |
|a Field programmable gate arrays.
|
| 650 |
|
0 |
|a Computer input-output equipment
|x Design and construction.
|
| 650 |
|
0 |
|a VHDL (Computer hardware description language)
|
| 650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Circuits
|x General.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Computer Engineering.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Hardware
|x General.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Machine Theory.
|2 bisacsh
|
| 650 |
|
7 |
|a Computer input-output equipment
|x Design and construction.
|2 fast
|0 (OCoLC)fst00872207
|
| 650 |
|
7 |
|a Field programmable gate arrays.
|2 fast
|0 (OCoLC)fst00923910
|
| 650 |
|
7 |
|a Systems on a chip.
|2 fast
|0 (OCoLC)fst01141473
|
| 650 |
|
7 |
|a VHDL (Computer hardware description language)
|2 fast
|0 (OCoLC)fst01163476
|
| 655 |
|
4 |
|a Electronic books.
|
| 710 |
2 |
|
|a Wiley InterScience (Online service)
|
| 776 |
0 |
8 |
|i Print version:
|a Chu, Pong P., 1959-
|t Embedded SOPC design with NIOS II processor and VHDL examples.
|d Hoboken, N.J. : Wiley, ©2011
|z 9781118008881
|w (DLC) 2011022710
|w (OCoLC)682892489
|
| 856 |
4 |
0 |
|u https://doi.org/10.1002/9781118146538
|z Full Text via HEAL-Link
|
| 994 |
|
|
|a 92
|b DG1
|