Engineering the CMOS library : enhancing digital design kits for competitive silicon /

• Κύριος συγγραφέας: Doman, David
• Συγγραφή απο Οργανισμό/Αρχή: Wiley InterScience (Online service)
• Μορφή: Ηλ. βιβλίο
• Γλώσσα: English
• Έκδοση: Hoboken, N.J. : John Wiley & Sons, [2012]
• Θέματα: Digital integrated circuits > Design and construction.; Metal oxide semiconductors, Complementary.; Industrial efficiency.; TECHNOLOGY & ENGINEERING > Electronics > Circuits > VLSI & ULSI.; TECHNOLOGY & ENGINEERING > Electronics > Circuits > General.; TECHNOLOGY & ENGINEERING > Electronics > Circuits > Integrated.; Digital integrated circuits / Design and construction.; Electronic books.

 "This book is about gaining a competitive edge in the Integrated Circuit IC marketplace. It suggests that there is an unrecognized value hidden in the safety margins of descriptive views in any piece of intellectual property (IP). This hidden value is normally left on the table. However, it can be used by the aggressive design engineer (or manager) to surpass the competition in the marketplace. This text reveals how the typical design house can enhance performance, reduce power, and improve the density of standard-cell logic. It will show how to add value to the generic, foundry-provided standard-cell library that most companies use without modification. Lastly, it identifies the low-risk opportunities aggressive designers and managers can employ to improve margin from overdesigned standard cells."--   Provided by publisher. 

 Frontmatter -- Introduction -- Stdcell Libraries -- IO Libraries -- Memory Compilers -- Other Functions -- Physical Views -- Spice -- Timing Views -- Power Views -- Noise Views -- Logical Views -- Test Views -- Consistency -- Design for Manufacturability -- Validation -- Playing with the Physical Design Kit: Usually ₃At Your Own Risk₄ -- Tagging and Revisioning -- Releasing and Supporting -- Other Topics -- Communications -- Appendix I: Minimum Library Synthesis Versus Full-Library Synthesis of A Four-Bit Flash Adder -- Appendix II: Pertinent CMOS Bsim Spice Parameters with Units and Default Levels -- Appendix III: Definition of Terms -- Appendix IV: One Possible Means of Formalized Monthly Reporting -- Index.