System-on-chip test architectures : nanometer design for testability /
| Other Authors: | Wang, Laung-Terng (επιμελητής.), Stroud, Charles E. (επιμελητής.), Touba, Nur A. (επιμελητής.) |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Amsterdam ; Boston :
Morgan Kaufmann Publishers,
c2008.
|
| Series: | The Morgan Kaufmann series in systems on silicon
|
| Subjects: |
Similar Items
-
VLSI test principles and architectures : design for testability /
Published: (2006) -
VLSI test principles and architectures : design for testability /
Published: (2006) -
IDDQ testing of VLSI circuits /
Published: (1997) -
Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits /
by: Bushnell, Michael L. (Michael Lee), 1950-
Published: (2000) -
Introduction to nMOS and CMOS VLSI systems design /
by: Mukherjee, Amar
Published: (1986)