Leakage in Nanometer CMOS Technologies
Main Author: | Narendra, Siva G. |
---|---|
Other Authors: | Chandrakasan, Anantha |
Format: | Electronic Kit Book |
Language: | English |
Published: |
Boston, MA
Springer Science+Business Media, Inc.
2006
|
Series: | Series on Integrated Circuits and Systems
|
Subjects: | |
Online Access: | http://dx.doi.org/10.1007/0-387-28133-9 |
Similar Items
-
Interconnect Noise Optimization in Nanometer Technologies
by: Elgamel, Mohamed A.
Published: (2006) -
CMOS Current-Mode Circuits for Data Communications
by: Yuan, Fei
Published: (2007) -
SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling
by: Sutherland, Stuart
Published: (2006) -
Systemverilog for Verification A Guide to Learning the Testbench Language Features
by: Spear, Chris
Published: (2006) -
Scalable Hardware Verification with Symbolic Simulation
by: Bertacco, Valeria
Published: (2006)