Skip to content
VuFind
  • Language
    • English
    • Ελληνικά
Advanced
  • Writing Testbenches using Syst...
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to EndNoteWeb
    • Export to BibTeX
    • Export to RIS
  • Permanent link
Writing Testbenches using System Verilog

Writing Testbenches using System Verilog

Show other versions (1)
Bibliographic Details
Main Author: Bergeron, Janick
Format: Electronic Kit Book
Language:English
Published: Boston, MA Springer Science+Business Media, Inc. 2006
Subjects:
Engineering
Computer engineering
System safety
Computer aided design
Systems engineering
Electronic and Computer Engineering
Quality Control, Reliability, Safety and Risk
Computer-Aided Engineering (CAD, CAE) and Design
Circuits and Systems
Online Access:http://dx.doi.org/10.1007/0-387-31275-7
  • Holdings
  • Description
  • Other Versions (1)
  • Similar Items
  • Staff View

Internet

http://dx.doi.org/10.1007/0-387-31275-7

ΒΚΠ - Πατρα: Unknown

Holdings details from ΒΚΠ - Πατρα: Unknown
Call Number: Unknown
Copy Unknown Available

Similar Items

  • Design and Verification of Microprocessor Systems for High-Assurance Applications
    by: Hardin, David S
    Published: (2010)
  • Verification Methodology Manual for SystemVerilog
    by: Bergeron, Janick
    Published: (2006)
  • SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling
    by: Sutherland, Stuart
    Published: (2006)
  • Mixed-Signal Layout Generation Concepts
    by: Lin, Chieh
    Published: (2005)
  • Abstraction Refinement for Large Scale Model Checking
    by: Wang, Chao
    Published: (2006)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels

Need Help?

  • Search Tips
  • Ask a Librarian
Βιβλιοθήκη & Κέντρο Πληροφόρησης | Πανεπιστήμιο Πατρών

Εικονίδιο Facebook Εικονίδιο Twitter Εικονίδιο Soundcloud
Cannot write session to /tmp/vufind_sessions/sess_j9qelteieh1tkane8eo1o806q3