Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
| Main Author: | Kogel, Tim |
|---|---|
| Other Authors: | Leupers, Rainer, Meyr, Heinrich |
| Format: | Electronic Kit Book |
| Language: | English |
| Published: |
Dordrecht
Springer
2006
|
| Subjects: | |
| Online Access: | http://dx.doi.org/10.1007/1-4020-4826-2 |
Similar Items
-
Advances in Design and Specification Languages for SoCs Selected Contributions from FDLβ04
by: Boulet, Pierre
Published: (2005) -
The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500β'
by: Silva, Francisco
Published: (2006) -
Verification Methodology Manual for SystemVerilog
by: Bergeron, Janick
Published: (2006) -
Quantifying and Exploring the Gap Between FPGAs and ASICs Measuring and Exploring
by: Kuon, Ian
Published: (2010) -
Processor and System-on-Chip Simulation
by: Leupers, Rainer
Published: (2010)