Skip to content
VuFind
  • Language
    • English
    • Ελληνικά
Advanced
  • Search
  • Scalable Techniques for Formal...
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to EndNoteWeb
    • Export to BibTeX
    • Export to RIS
  • Permanent link
Scalable Techniques for Formal Verification

Scalable Techniques for Formal Verification

Show other versions (1)
Bibliographic Details
Main Author: Ray, Sandip
Corporate Author: SpringerLink (Online service)
Format: Electronic Kit Book
Language:English
Published: Boston, MA Springer Science+Business Media, LLC 2010
Subjects:
Engineering
Computer aided design
Systems engineering
Circuits and Systems
Computer-Aided Engineering (CAD, CAE) and Design
Online Access:http://dx.doi.org/10.1007/978-1-4419-5998-0
  • Holdings
  • Description
  • Other Versions (1)
  • Similar Items
  • Staff View
Description
Physical Description:v.: digital
ISBN:9781441959980

Similar Items

  • ESL Models and their Application Electronic System Level Design and Verification in Practice
    by: Bailey, Brian
    Published: (2010)
  • On and Off-Chip Crosstalk Avoidance in VLSI Design
    by: Duan, Chunjie
    Published: (2010)
  • FPGA Design Best Practices for Team-based Design
    by: Simpson, Philip
    Published: (2010)
  • VLSI Design for Video Coding H.264/AVC Encoding from Standard Specification to Chip
    by: Lin, Youn-Long Steve
    Published: (2010)
  • Extreme Low-Power Mixed Signal IC Design Subthreshold Source-Coupled Circuits
    by: Tajalli, Armin
    Published: (2010)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels

Need Help?

  • Search Tips
  • Ask a Librarian
Βιβλιοθήκη & Κέντρο Πληροφόρησης | Πανεπιστήμιο Πατρών

Εικονίδιο Facebook Εικονίδιο Twitter Εικονίδιο Soundcloud