Text this: Hierarchical Modeling for VLSI Circuit Testing