Hierarchical Modeling for VLSI Circuit Testing
Other Authors: | Bhattacharya, Debashis, Hayes, John P. |
---|---|
Format: | Book |
Language: | English |
Published: |
Boston
Kluwer Academic Publishers
1990
|
Subjects: |
Similar Items
-
High-Level Test synthesis of digial VLSI Circuits
by: Tien-Chien Lee, Mike
Published: (1997) -
Digital circuit testing and testability
Published: (1997) -
Digital integrated circuits A design prspective
by: Rabaey, Jan M.
Published: (1996) -
VLSI circuit layout: theory and design
Published: (1985) -
Built-in test for VLSI: preudorandom techniques
by: Bardell, Paul H., et al.
Published: (1987)