Networks on Chip
As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. T...
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
---|---|
Άλλοι συγγραφείς: | Jantsch, Axel (Επιμελητής έκδοσης), Tenhunen, Hannu (Επιμελητής έκδοσης) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
2003.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Functional Verification of Programmable Embedded Architectures A Top-Down Approach /
ανά: Mishra, Prabhat, κ.ά.
Έκδοση: (2005) -
UML for Real Design of Embedded Real-Time Systems /
Έκδοση: (2003) -
Processor Design System-on-Chip Computing for ASICs and FPGAs /
Έκδοση: (2007) -
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
ανά: Kogel, Tim, κ.ά.
Έκδοση: (2006) -
Hybrid Systems: Computation and Control 12th International Conference, HSCC 2009, San Francisco, CA, USA, April 13-15, 2009. Proceedings /
Έκδοση: (2009)