Networks on Chip
As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. T...
Corporate Author: | SpringerLink (Online service) |
---|---|
Other Authors: | Jantsch, Axel (Editor), Tenhunen, Hannu (Editor) |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston, MA :
Springer US,
2003.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Functional Verification of Programmable Embedded Architectures A Top-Down Approach /
by: Mishra, Prabhat, et al.
Published: (2005) -
UML for Real Design of Embedded Real-Time Systems /
Published: (2003) -
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
by: Kogel, Tim, et al.
Published: (2006) -
Processor Design System-on-Chip Computing for ASICs and FPGAs /
Published: (2007) -
Hybrid Systems: Computation and Control 12th International Conference, HSCC 2009, San Francisco, CA, USA, April 13-15, 2009. Proceedings /
Published: (2009)