CMOS PLL Synthesizers: Analysis and Design
CMOS PLL Synthesizers: Analysis and Design presents both fundamentals and state of the art PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, S D fractional-N synthesizer prototype is imp...
| Main Authors: | Shu, Keliu (Author), Sánchez-Sinencio, Edgar (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2005.
|
| Series: | The International Series in Engineering and Computer Science, Analog Circuits and Signal Processing,
783 |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
CMOS PLL Synthesizers: Analysis and Design
by: Shu, Keliu
Published: (2005) -
CMOS Fractional-N Synthesizers Design for High Spectral Purity and Monolithic Integration /
by: Muer, Bram De, et al.
Published: (2003) -
Digital Synthesizers and Transmitters for Software Radio
by: Vankka, Jouko
Published: (2005) -
LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers
by: Leroux, Paul, et al.
Published: (2005) -
CMOS Single Chip Fast Frequency Hopping Synthesizers For Wireless Multi-Gigahertz Applications Design Methodology, Analysis, and Implementation /
by: Bourdi, Taoufik, et al.
Published: (2007)