Functional Verification of Programmable Embedded Architectures A Top-Down Approach /
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology. A critical challenge in validation of such systems is the lack of a golden reference model. As a result, many ex...
| Main Authors: | Mishra, Prabhat (Author), Dutt, Nikil D. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2005.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Functional Verification of Programmable Embedded Architectures A Top-Down Approach
by: Mishra, Prabhat
Published: (2005) -
Global Specification and Validation of Embedded Systems Integrating Heterogeneous Components /
Published: (2007) -
Embedded Systems: Design, Analysis and Verification 4th IFIP TC 10 International Embedded Systems Symposium, IESS 2013, Paderborn, Germany, June 17-19, 2013. Proceedings /
Published: (2013) -
Designing Embedded Processors A Low Power Perspective /
Published: (2007) -
Design of Energy-Efficient Application-Specific Instruction Set Processors
by: Glökler, Tilman, et al.
Published: (2004)