Functional Verification of Programmable Embedded Architectures A Top-Down Approach /
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology. A critical challenge in validation of such systems is the lack of a golden reference model. As a result, many ex...
Κύριοι συγγραφείς: | Mishra, Prabhat (Συγγραφέας), Dutt, Nikil D. (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
2005.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Functional Verification of Programmable Embedded Architectures A Top-Down Approach
ανά: Mishra, Prabhat
Έκδοση: (2005) -
Global Specification and Validation of Embedded Systems Integrating Heterogeneous Components /
Έκδοση: (2007) -
Embedded Systems: Design, Analysis and Verification 4th IFIP TC 10 International Embedded Systems Symposium, IESS 2013, Paderborn, Germany, June 17-19, 2013. Proceedings /
Έκδοση: (2013) -
Designing Embedded Processors A Low Power Perspective /
Έκδοση: (2007) -
Design of Energy-Efficient Application-Specific Instruction Set Processors
ανά: Glökler, Tilman, κ.ά.
Έκδοση: (2004)