Functional Verification of Programmable Embedded Architectures A Top-Down Approach /

Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology. A critical challenge in validation of such systems is the lack of a golden reference model. As a result, many ex...

Full description

Bibliographic Details
Main Authors: Mishra, Prabhat (Author), Dutt, Nikil D. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic eBook
Language:English
Published: Boston, MA : Springer US, 2005.
Subjects:
Online Access:Full Text via HEAL-Link
Table of Contents:
  • to Functional Verification
  • Architecture Specification
  • Architecture Specification
  • Validation of Specification
  • Top-Down Validation
  • Executable Model Generation
  • Design Validation
  • Functional Test Generation
  • Future Directions
  • Conclusions.