Fault-Tolerance Techniques for SRAM-based FPGAs
Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technol...
Main Authors: | Kastensmidt, Fernanda Lima (Author), Carro, Luigi (Author), Reis, Ricardo (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston, MA :
Springer US,
2006.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Fault-Tolerance Techniques for SRAM-based FPGAs
by: Kastensmidt, Fernanda Lima
Published: (2006) -
Gizopoulos / Advances in ElectronicTesting
Published: (2006) -
Transaction Level Modeling with SystemC TLM Concepts and Applications for Embedded Systems /
Published: (2005) -
Introduction to Advanced System-on-Chip Test Design and Optimization
by: Larsson, Erik
Published: (2005) -
Analog Design Essentials
by: Sansen, Willy M. C.
Published: (2006)