Design for Manufacturability and Yield for Nano-Scale CMOS
As we approach the 32 nm CMOS technology node the design and manufacturing communities are dealing with a lithography system that has to print circuit artifacts that are significantly less than half the wavelength of the light source used, with new materials, with tighter pitches, and higher aspect...
| Κύριοι συγγραφείς: | Chiang, Charles C. (Συγγραφέας), Kawa, Jamil (Συγγραφέας) |
|---|---|
| Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
| Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
| Γλώσσα: | English |
| Έκδοση: |
Dordrecht :
Springer Netherlands,
2007.
|
| Σειρά: | Series on Integrated Circuits and Systems,
|
| Θέματα: | |
| Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Static Timing Analysis for Nanometer Designs A Practical Approach /
ανά: Chadha, Rakesh, κ.ά.
Έκδοση: (2009) -
Low-Power High-Resolution Analog to Digital Converters Design, Test and Calibration /
ανά: Zjajo, Amir, κ.ά.
Έκδοση: (2011) -
Leakage in Nanometer CMOS Technologies
ανά: Narendra, Siva G., κ.ά.
Έκδοση: (2006) -
CMOS Current-Mode Circuits for Data Communications
ανά: Yuan, Fei
Έκδοση: (2007) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
ανά: Patra, Priyardarsan, κ.ά.
Έκδοση: (2008)