Design for Manufacturability and Yield for Nano-Scale CMOS
As we approach the 32 nm CMOS technology node the design and manufacturing communities are dealing with a lithography system that has to print circuit artifacts that are significantly less than half the wavelength of the light source used, with new materials, with tighter pitches, and higher aspect...
Main Authors: | Chiang, Charles C. (Author), Kawa, Jamil (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
Dordrecht :
Springer Netherlands,
2007.
|
Series: | Series on Integrated Circuits and Systems,
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Leakage in Nanometer CMOS Technologies
by: Narendra, Siva G., et al.
Published: (2006) -
Static Timing Analysis for Nanometer Designs A Practical Approach /
by: Chadha, Rakesh, et al.
Published: (2009) -
Low-Power High-Resolution Analog to Digital Converters Design, Test and Calibration /
by: Zjajo, Amir, et al.
Published: (2011) -
CMOS Current-Mode Circuits for Data Communications
by: Yuan, Fei
Published: (2007) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Patra, Priyardarsan, et al.
Published: (2008)