Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
"As chip size and complexity continues to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and t...
| Main Authors: | Singh, Leena (Author), Drucker, Leonard (Author), Khan, Neyaz (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2004.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
System Design with SystemC
by: Grötker, Thorsten, et al.
Published: (2002) -
System-on-a-Chip Verification Methodology and Techniques /
by: Rashinkar, Prakash, et al.
Published: (2002) -
Constraint-Based Verification
by: Yuan, Jun, et al.
Published: (2006) -
SystemC: From the Ground Up
by: Black, David C., et al.
Published: (2010) -
SystemC Kernel Extensions for Heterogeneous System Modeling A framework for Multi-MoC Modeling & Simulation /
by: Patel, Hiren D., et al.
Published: (2005)