Low Power Networks-on-Chip
Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...
Corporate Author: | SpringerLink (Online service) |
---|---|
Other Authors: | Silvano, Cristina (Editor), Lajolo, Marcello (Editor), Palermo, Gianluca (Editor) |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston, MA :
Springer US : Imprint: Springer,
2011.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Error Control for Network-on-Chip Links
by: Fu, Bo, et al.
Published: (2012) -
Reliability, Availability and Serviceability of Networks-on-Chip
by: Cota, Érika, et al.
Published: (2012) -
Power-Aware Testing and Test Strategies for Low Power Devices
Published: (2010) -
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
by: Ahuja, Sumit, et al.
Published: (2012) -
Low-Power Variation-Tolerant Design in Nanometer Silicon
Published: (2011)