Timing Performance of Nanometer Digital Circuits Under Process Variations
This book discusses the digital design of integrated circuits under process variations, with a focus on design-time solutions. The authors describe a step-by-step methodology, going from logic gates to logic paths to the circuit level. Topics are presented in comprehensively, without overwhelming us...
| Main Authors: | Champac, Victor (Author, http://id.loc.gov/vocabulary/relators/aut), Garcia Gervacio, Jose (http://id.loc.gov/vocabulary/relators/aut) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Cham :
Springer International Publishing : Imprint: Springer,
2018.
|
| Edition: | 1st ed. 2018. |
| Series: | Frontiers in Electronic Testing,
39 |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Multi-run Memory Tests for Pattern Sensitive Faults
by: Mrozek, Ireneusz, et al.
Published: (2019) -
Exact Design of Digital Microfluidic Biochips
by: Keszocze, Oliver, et al.
Published: (2019) -
Post-Silicon Validation and Debug
Published: (2019) -
Approximate Circuits Methodologies and CAD /
Published: (2019) -
Security Policy in System-on-Chip Designs Specification, Implementation and Verification /
by: Ray, Sandip, et al.
Published: (2019)