|
|
|
|
LEADER |
03033nam a2200493 4500 |
001 |
978-3-319-91204-2 |
003 |
DE-He213 |
005 |
20191220131245.0 |
007 |
cr nn 008mamaa |
008 |
180706s2019 gw | s |||| 0|eng d |
020 |
|
|
|a 9783319912042
|9 978-3-319-91204-2
|
024 |
7 |
|
|a 10.1007/978-3-319-91204-2
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a TK7888.4
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
072 |
|
7 |
|a TJFC
|2 thema
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
|
|a Mrozek, Ireneusz.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
245 |
1 |
0 |
|a Multi-run Memory Tests for Pattern Sensitive Faults
|h [electronic resource] /
|c by Ireneusz Mrozek.
|
250 |
|
|
|a 1st ed. 2019.
|
264 |
|
1 |
|a Cham :
|b Springer International Publishing :
|b Imprint: Springer,
|c 2019.
|
300 |
|
|
|a X, 135 p. 34 illus.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Introduction to digital memory -- Basics of functional RAM testing -- Multi-cell faults -- Controlled random testing -- Multi-run tests based on background changing -- Multi-run tests based on address changing -- Multiple controlled random testing -- Pseudo exhaustive testing based on march tests -- Conclusion.
|
520 |
|
|
|a This book describes efficient techniques for production testing as well as for periodic maintenance testing (specifically in terms of multi-cell faults) in modern semiconductor memory. The author discusses background selection and address reordering algorithms in multi-run transparent march testing processes. Formal methods for multi-run test generation and many solutions to increase their efficiency are described in detail. All methods presented ideas are verified by both analytical investigations and numerical simulations. Provides the first book related exclusively to the problem of multi-cell fault detection by multi-run tests in memory testing process; Presents practical algorithms for design and implementation of efficient multi-run tests; Demonstrates methods verified by analytical and experimental investigations.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Electronics.
|
650 |
|
0 |
|a Microelectronics.
|
650 |
1 |
4 |
|a Circuits and Systems.
|0 http://scigraph.springernature.com/things/product-market-codes/T24068
|
650 |
2 |
4 |
|a Processor Architectures.
|0 http://scigraph.springernature.com/things/product-market-codes/I13014
|
650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|0 http://scigraph.springernature.com/things/product-market-codes/T24027
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9783319912035
|
776 |
0 |
8 |
|i Printed edition:
|z 9783319912059
|
776 |
0 |
8 |
|i Printed edition:
|z 9783030081980
|
856 |
4 |
0 |
|u https://doi.org/10.1007/978-3-319-91204-2
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-ENG
|
950 |
|
|
|a Engineering (Springer-11647)
|