Higher-Level Hardware Synthesis
In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years...
Main Author: | |
---|---|
Corporate Author: | |
Format: | Electronic eBook |
Language: | English |
Published: |
Berlin, Heidelberg :
Springer Berlin Heidelberg,
2004.
|
Series: | Lecture Notes in Computer Science,
2963 |
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Table of Contents:
- 1. Introduction
- 1. Introduction
- 2. Related Work
- 3. The SAFL Language
- 4. Soft Scheduling
- 5. High-Level Synthesis of SAFL
- 6. Analysis and Optimisation of Intermediate Code
- 7. Dealing with I/O
- 8. Combining Behaviour and Structure
- 9. Transformation of SAFL Specifications
- 10. Case Study
- 11. Conclusions and Further Work.