Verification and Validation in Systems Engineering Assessing UML/SysML Design Models /
Verification and validation represents an important process used for the quality assessment of engineered systems and their compliance with the requirements established at the beginning of or during the development cycle. Debbabi and his coauthors investigate methodologies and techniques that can be...
Main Authors: | Debbabi, Mourad (Author), Hassaïne, Fawzi (Author), Jarraya, Yosr (Author), Soeanu, Andrei (Author), Alawneh, Luay (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
Berlin, Heidelberg :
Springer Berlin Heidelberg,
2010.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Verification and Validation in Systems Engineering Assessing UML/SysML Design Models
by: Debbabi, Mourad
Published: (2010) -
Web Engineering
Published: (2006) -
Analyzing Computer System Performance with Perl::PDQ
by: Gunther, Neil J.
Published: (2011) -
Analyzing Computer System Performance with Perl::PDQ
by: Gunther, Neil J.
Published: (2005) -
Product-Focused Software Process Improvement 18th International Conference, PROFES 2017, Innsbruck, Austria, November 29–December 1, 2017, Proceedings /
Published: (2017)