Stochastic Process Variation in Deep-Submicron CMOS Circuits and Algorithms /

• Κύριος συγγραφέας: Zjajo, Amir (Συγγραφέας)
• Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
• Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
• Γλώσσα: English
• Έκδοση: Dordrecht : Springer Netherlands : Imprint: Springer, 2014.
• Σειρά: Springer Series in Advanced Microelectronics, 48
• Θέματα: Physics.; Biomathematics.; Electronic circuits.; Statistical physics.; Dynamical systems.; Applied mathematics.; Engineering mathematics.; Electronic Circuits and Devices.; Circuits and Systems.; Statistical Physics, Dynamical Systems and Complexity.; Appl.Mathematics/Computational Methods of Engineering.; Physiological, Cellular and Medical Topics.

 One of the most notable features of nanometer scale CMOS technology is the increasing magnitude of variability of the key device parameters affecting performance of integrated circuits. The growth of variability can be attributed to multiple factors, including the difficulty of manufacturing control, the emergence of new systematic variation-generating mechanisms, and most importantly, the increase in atomic-scale randomness, where device operation must be described as a stochastic process. In addition to wide-sense stationary stochastic device variability and temperature variation, existence of non-stationary stochastic electrical noise associated with fundamental processes in integrated-circuit devices represents an elementary limit on the performance of electronic circuits. In an attempt to address these issues, Stochastic Process Variation in Deep-Submicron CMOS: Circuits and Algorithms offers unique combination of mathematical treatment of random process variation, electrical noise and temperature and necessary circuit realizations for on-chip monitoring and performance calibration. The associated problems are addressed at various abstraction levels, i.e. circuit level, architecture level and system level. It therefore provides a broad view on the various solutions that have to be used and their possible combination in very effective complementary techniques for both analog/mixed-signal and digital circuits. The feasibility of the described algorithms and built-in circuitry has been verified by measurements from the silicon prototypes fabricated in standard 90 nm and 65 nm CMOS technology.  . 

 1 Introduction -- 2 Random Process Variation in Deep-Submicron CMOS -- 3 Electronic Noise in Deep-Submicron CMOS -- 4 Thermal Effects in Deep-Submicron CMOS -- 5 Circuit Solutions -- 6 Conclusions and Recommendations -- Appendix. References -- Acknowledgement -- About the Author.